2019 Study - Apple Watch Series 4's System-in-Package: Advanced Packaging Technology Analysis with a Comparison Against the Non-cellular Version of the S4 SiP - ResearchAndMarkets.com

05/03/2019 17:37


The "Advanced packaging technology in the Apple Watch Series 4's System-in-Package" report has been added to ResearchAndMarkets.com's offering.

This report will include a complete analysis of the SiP, featuring die analyses, packaging processes and cross-sections. It will also include, first, a comparison between TSMC's inFO technology since the A9, a cost estimation of a single side RF FEM SiP and a double-side BGA, and second, a comparison with the non-cellular version of the S4 SiP.


Since 2015, Apple has released five different generations of smart watches. Each generation was built around a System-in-Package integrating all the components from the application processor to the Power Management Integrated Circuit (PMIC). In the second generation, the SiP used single side molding technology. The third generation brought Long Term Evolution (LTE) standard wireless communication through additional components soldered beneath the SiP.

This year, for the fourth generation, several supplying companies have integrated their latest advanced packaging technology in order to offer the smallest and most integrated SiP since the beginning of the Apple Watch Series. In doing so each company, from foundries like TSMC to Outsourced Semiconductor Assembly and Test (OSAT) companies like ASE, has shown their High-Volume Manufacturing (HVM) capabilities.

The Series 4 smartwatch comes with two versions of the SiP. The first is a non-cellular version, with single side molding and an Inertial Measurement Unit (IMU) and a GPS Front-End Module (FEM) soldered beneath the package. The second, analyzed in this report, is the cellular version with additional Radio Frequency (RF) FEM, inside and outside the SiP, and a baseband processor included in the packaging, all in a single package smaller than 700 mm, representing 40% of the watches form factor.

Since the first generation, the system has used innovative packaging technology from ASE to form the SiP. It features internal shielding isolating the RF area from the other components. In this generation, Apple has chosen TSMC to provide the application processor packaging with its latest integrated Fan-Out (inFO) technology, called inFO-ePoP.

Finally, Apple has used two more advanced packaging technologies to integrate a PMIC and an RF FEM in such a small form factor. The first uses embedded die technology, coupling several passives on a printed circuitry board (PCB), and the IC soldered beneath. The second uses double-sided Ball Grid Array (BGA) technology to integrate a switch at the bottom of a SiP including several filters and power amplifiers.

Companies Mentioned

  • ASE
  • Apple
  • TSMC

Topics Covered

1. Overview/Introduction

2. Apple Company Profile

3. Apple Watch Series 4 Teardown

4. Physical Analysis

  • Physical Analysis Methodology
  • Module SiP Packaging Analysis
    • Package view and dimensions
    • Package X-ray view
    • Package opening: component IDs, shielding
    • Package cross-section: shielding, PCB substrate
  • Packaging Analysis of the Custom-A12, PMIC and the Low-Band RF FEM
    • Package view and dimensions
    • Package X-ray view
    • Package opening:
      • Memory dies, application processor for the A12
      • Passives, die for the PMIC
      • Shielding, dies overview for the FEM
    • Package cross-section:
      • TiV, adhesives, RDLs for the A12
      • TMV, PCB substrate, RDL and bumps for the PMIC
      • Shielding, PCB substrate, bottom die bonding, filters for the FEM
    • Die view and dimensions
    • Die cross-section
  • Physical Analysis Comparison
    • TSMC's inFO
    • RF FEM SiP vs Discrete
    • Cellular vs. non-cellular

5. Manufacturing Process Flow

  • Packaging Fabrication Unit
  • SiP Package Process Flow
  • TSMC's inFO Package Process Flow
  • PMIC Package Process Flow
  • Double-Side BGA Package Process Flow

6. Cost Analysis

  • Overview of the Cost Analysis
  • Supply Chain Description
  • Yield Hypotheses
  • TSMC's inFO Package Cost Analysis
    • Wafer and component cost
  • PMIC Package Cost Analysis
    • Panel and component cost
  • Double-Side BGA Package Cost Analysis
    • Panel and component cost
  • SiP Cost Analysis
    • BOM estimation cost
    • Panel and component cost

7. Estimated Price Analysis

For more information about this report visit https://www.researchandmarkets.com/research/wgr2p9/2019_study?w=4

Laura Wood, Senior Press Manager
For E.S.T Office Hours Call 1-917-300-0470
For U.S./CAN Toll Free Call 1-800-526-8630
For GMT Office Hours Call +353-1-416-8900
Related Topics: Semiconductor, Wearable Technology

More News

ISM Non-Manufacturing Index tops estimates

05/03/2019 16:00

February ISM Non-Manufacturing Index : 59.7   vs. 57.2 consensus, 56.7 prior. More ...

Pharmaceutics International Selected as Winner of 2019 CMO Leadership Award

05/03/2019 16:30

HUNT VALLEY, Md. , March 5, 2019 /PRNewswire/ --  Pharmaceutics International, Inc. ...

DVCon U.S. 2019 Announces Stuart Sutherland Best Paper & Best Poster Winners, Attendance Numbers

05/03/2019 16:30

LOUISVILLE, Colo., March 05, 2019 (GLOBE NEWSWIRE) -- The 2019 Design and Verification Conf...

Terms and condition | Privacy Statement

Financial.org is an educational platform. We DO NOT deal with securities and receive any financial benefits from Financial Products & Service Providers.